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Abstract In this paper, a NMOS-based wideband low power and 
linear tunable transconductance current differencing transconductance 
amplifier (CDTA) is presented. Based on the NMOS CDTA, a novel 
simple and easily reconfigurable configurable analogue block (CAB) 
is designed. Moreover, using the novel CAB, a simple and versatile 
butterfly-shaped FPAA structure is introduced. The FPAA consists of 
six identical CABs, and it could realize six order current-mode low 
pass filter, second order current-mode universal filter, current-mode 
quadrature oscillator, current-mode multi-phase oscillator and 
current-mode multiplier for analog signal processing. The Cadence IC 
Design Tools 5.1.41 post-layout simulation and measurement results 
are included to confirm the theory. 
 
KeyWords CMOS analogue circuits analog; signal-processing; 
current-mode circuits; current differencing transconductance amplifier, 
configurable analogue blocks; field programmable analogue arrays. 
 
1 INTRODUCTION 
 
Reconfigurable hardware platform is gaining increasing 
importance in all application areas of the semiconductor 
industry due to providing flexible customize 
application-specific integrated circuit(ASIC), and it is an 
attractive design for decreasing the monetary cost and 
circumventing the long development cycle [1]. 
Rapid-prototyping techniques for prototyping digital integrated 
circuits have become a widely endorsed approach in digital 
design for fast time-to-market products, such as the use of field 
programmable gate arrays (FPGAs) to cater particularly well 
reconfigurability. Analogical to the FPGAs in digital circuits, 
the field programmable analog arrays (FPAAs) are type of 
reconfigurable analog circuits capable of implementing a 
variety of analog signal-processing functions, and they are 
widely used in fuzzy inference systems [2], micro-sensor 
interfaces [3] and measurement systems [4-5]. 
     The FPAA is a programmable and rapid-prototyping device 
for implementing various analog circuits, like analog filters, 
oscillators, multipliers etc. [6-7]. A FPAA consists of 
configurable analog blocks (CABs) and signal interconnection 
between them. The reported FPAAs can be divided into two 
categories: discrete time FPAA [8-12] and continuous time 
FPAA [13]. The discrete time FPAAs are based on 
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switched-capacitor techniques, which providing benefits in 
adjustability and matching but brings drawbacks in terms of 
power-consumption and switching noise and narrow bandwidth 
[14]. The continuous-time FPAAs usually have larger 
bandwidth than discrete-time ones.  
During the past decade, a great number of studies on 
continuous-time FPAAs have been reported. Lee and Gulak 
describe the basic idea of FPAAs [15] where CABs, capacitors, 
and resistors can be connected by a routing network in 1991. In 
2002, a FPAA designed using chessboard layout [16] was 
presented by Pankiewicz, et. al. This FPAA comprises of 40 
CABs built of one operational transconductance amplifier and 
one capacitor (OTA-C) each. The local interconnections, 
switches and the OTA tuning circuit are achieved by 
programmable current mirror. Becker and Henrici proposed a 
hexagonal FPAA structure in 2008 [14], this structure does not 
require a routing network and switches in the signal path which 
improves the frequency response.  Loobi and Lyden reported a 
FPAA which contains two types of CAB based on operational 
amplifiers (OP) [17]. The interconnection between CABs 
occupies nearly 60% of the area. FPAAs based on operational 
transconductance amplifiers and capacitor (OTA-C) technique 
are promising for high frequency operation [16, 18-20], 
because of programmable transconductance of OTAs. The 
FPAAs presented in [7, 21-22] consist of CABs based on 
current conveyors (CCII). The gain of each CAB can be 
digitally controlled by digital control word in [7] with fixed 
interconnection. In [21], each CAB contains a CCII, two 
transconductors working as tunable grounded resistors, two 
programmable capacitors and a buffer. Madian, Mahmoud et al. 
constructed their FPAA by 16 CABs based on current feedback 
operational amplifiers (CFOA) [23]. The CABs interconnect 
with each other based on crossbar structure. In 2012, Fernadez 
et al. proposed a FPAA using translinear element [24], the 
CABs are based on the log-domain circuit. Reference [25] 
reported a FPAA which consists of 18 CABs based on 
translinear element also. Within each CAB, there are 20 nearest 
neighbor lines in vertical routing. These lines can reduce 
parasitic capacitance. 
    However, the reported analog FPAAs, whether they are 
based voltage mode (OP etc.) blocks or current mode (OTA, 
CCII and CFOA etc.) blocks, have relatively narrow bandwidth 
and high supply voltage (for example, OTA (CA3080) has BW 
= 2 MHz and Vpp = ±15 V, CCII (AD844) has BW = 20 MHz 
and Vpp =±20 V, OP (F741A) has BW = 1.5 MHz and Vpp = ±15 
V). In addition, these blocks are lack of linear tunablility. 
Therefore, the reported continuous-time FPAAs based on 
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above blocks suffer from relatively narrow bandwidth and lack 
of linear tunablility.  
   CDTA is a recently reported current mode active block with a 
current differencing circuit and a transconductance circuit, and 
CDTA is widely used in current-mode filters [26-28],sinusoidal 
oscillators [29-31] and inductance simulator circuit [32].Unlike 
previously reported current mode blocks, the most important 
characteristic of CDTA is that the two input ports (p and n) of 
the CDTA are virtually grounded, and the parasitics of the input 
ports are relatively smaller than the other current mode blocks, 
and the bandwidth of CDTA is relatively wider than the other 
current mode blocks.  
In 2003, D. Biolek proposed the CDTA for the first time 
[33], the circuit uses two current conveyors and one operational 
transconductance amplifier to achieve the CDTA, and the 
bandwidth is about 15MHz.  Keskin et al proposed a CDTA 
CMOS circuit in 2006 [34], which consists of a CMOS current 
differential amplifier and a CMOS OTA .Uygur et al proposed 
a simple CMOS CDTA in 2007 [35]. This circuit consists of a 
current control current source and a simple structure of the 
transconductance and its operating bandwidth can reach 
100MHz.  In 2011, Firat proposed a modified CMOS CDTA 
[36]. In the difference current stage (pre-stage) of this circuit, 
basic current mirror is replaced by a cascade current mirror. At 
the input end of the OTA (the last stage), the cross coupling 
technology is used. And at the OTA output terminal, high 
impedance technology is used. These modifications make this 
circuit possess such features as the linearity of the circuit is 
increased, the output impedance of the circuit is improved, and 
its supply voltage can low to ±1.5V, -3dB bandwidth can 
achieve about 100MHz. In 2013, J. Xu, C. Wang and J. Jin 
proposed a CDCTA in [37], and its supply voltage is ±1.5V, 
-3dB bandwidth is about 200MHz. However, there are some 
drawbacks for above these circuits: (a) the bandwidth of those 
circuits is limited, which is almost less than 200MHz.  (b)Those 
circuits   have no linear tunablility of transconductances, so do 
not convenient to form multiplier or amplitude modulation 
circuits, and the tuning range is narrow. The application circuits 
based on CDTA are also reported [43-45], such as filters and 
oscillators which are better high frequency characteristic than 
similar OTA-based and CCII-based the filters [38-39] and 
oscillators [40-42] because of CDTA higher frequency 
characteristic compared with OTA and CCII. 
Based on the above analysis of CDTA， a novel wide 
bandwidth low power and  linear tunable transconductance 
CDTA is presented in this paper. The proposed CDTA has 
NMOS AC equivalent signal path, which could avoid the 
limitations of the high frequency application by the PMOS 
transistors (in the standard n-well CMOS process, the unity 
gain frequency of NMOS is about twice of PMOS [38]). 
Moreover, the transconductance of the proposed circuit is linear 
tunable. 
To overcome the drawbacks (narrow bandwidth, lack of 
transconductance linear tunablility and higher power 
consumption) of previous reported FPAAs, a current-mode 
field-programmable analog array (FPAA) using CDTA-based 
CABs as basic building blocks and a novel butterfly-shaped 
continuous-time analog circuits is presented in this article. In 
order to reduce the number of CABs used in the FPAA, the 
butterfly-shape is adopted in this work. There are only six 
CABs used in the proposed FPAA, and the CABs in the FPAA 
are connected by meshed vertical input lines and horizontal 
output lines, and each node of the mesh is connected by a 
switch. The proposed FPAA could successively provide the 
following five basic analog circuit functions: six order 
current-mode low pass filter, second order current-mode 
universal filter, current-mode quadrature oscillator, 
current-mode multi-phase oscillator and current-mode 
multiplier. However, six CABs are not always working 
simultaneously. In this circumstance, unnecessary CABs could 
be shut down by the programmable CAB selection switches 
(S1), which could effectively reduce the power consumption of 
the FPAA chip. The other advantage of the butterfly-shaped 
FPAA is the excellent scalability, and it is easy to expand the 
size of the FPAA by adding CABs in the horizontal and vertical 
directions of the FPAA. 
 
2 The CDTA based current-mode CAB 
2.1 The current differencing transconductance amplifiers 
Fig.1 (a) is the symbol of CDTA, and Fig.1 (b) is the 
equivalent circuit of CDTA. The terminal relations of CDTA 
could be characterized by the following set of equations 
[36-37]: 
0p n
z p n
x m z m z z
v v
i i i
i g v g Z i
= =⎧⎪ = −⎨⎪ = =⎩
                            (1)  
In Fig.1, p and n are the input terminals, z and x are the output 
terminals, gm is the transconductance gain, and Zz is the external 
impedance connected to the terminal z. From equation (1), the 
voltage of input terminal p and n are all zero, and they are 
virtually grounded, and the parasitics of the input ports are very 
small. The current iz is the difference of the currents at p and n 
(ip-in), and it flows from the terminal z into the impedance Zz. 
The voltage at the terminal z is transferred to a current at the 
terminal x (ix) by a transconductance gain (gm), which can be 
electronically controlled by an external bias current IBB. 
 
(a) Symbol for the CDTA 
 
(b) Ideal model of the CDTA 
Fig.1 symbol and ideal model of CDTA 
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        A classical CMOS realization of CDTA circuit is shown in 
Fig.2 [39]. On the basis of this circuit, much improved CDTA 
circuits have been reported in literatures [40-41], and they 
obtain good performances. However, those circuits have 
following shortages: 1) The AC equivalent circuit in Fig. 2 
includes PMOS transistor, because of the hole carrier mobility 
in PMOS is slower than the electronic carrier mobility in 
NMOS, the bandwidth of this equivalent circuit is relatively 
small.  2) as the transconductance gm  is proportional to the 
3BI  rather than has a lienear relation with IB3, it is 
inappropriate to construct a multiplier or modulator by CDTA. 
IB1 
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Fig.2 a classical CMOS CDTA circuit 
 
To overcome these drawbacks, we present a novel NMOS 
CDTA whose AC equivalent signal is composed of full NMOS 
transistors. The proposed NMOS CDTA is capable of 
providing a wide frequency bandwidth, and its 
transconductance Gm can be linearly tuned by a single 
continuous bias current IBB. Meanwhile, it also has features of 
lower DC supply voltage, lower input resistance and higher 
output resistance. The functional block diagram of the proposed 
NMOS CDTA circuit is shown in Fig.3, and the 
implementation of the circuit is realized by NMOS based 
current differencing circuit and NMOS based linear tunable 
transconductance, which is presented in Fig.4. 
 
 
Fig.3 architecture of wideband linear tunable NMOS CDTA 
 
The complete CDTA circuit is shown in Fig.4. The CDTA is 
designed such that all PMOS transistors only serve as current 
sources so that the signal has an all NMOS signal path. The 
input and output branches are biased by a DC current IB, which 
is provided by the current sources MP0-MP9. 
The current differencing circuit is formed by NMOS 
transistors MN1-MN15 [46]. Since the drain electrodes of 
NMOS transistors MN1, MN2 and MN6 are biased by the same 
current source IB, the voltage of two current input node p and n 
are forced to track the grounded source electrode of MN1, and 
then the input terminal can be considered as the virtual ground. 
When the input currents ip and in are forced into the input 
terminals p and n, they will be mirrored to the output z terminal 
through the groups of transistors MN6-MN14 and MN4, MN5, 
MN15, respectively. After that, the drain current of MN12 is IB-ip 
and MN15 is IB+in, therefore, the output current at port z is equal 
to the difference of the input currents at ports p and n, i.e., iz = 
ip-in.  
In this configuration, the input shows a reduced small-signal 
input resistance by using a negative feedback at its input 
terminals, which can be calculated as: 
3 5 3 5
,
2 2 3 4 3 4
( ) ( )
( )
m mb MN mMN m mb MN mMN
p n
dsMN m mb MN mMN mMN mMN mMN
g g g g g gR
r g g g g Ag g
+ + + +≈ =+      (2)
 
where A = rdsMN2 (gm + gmb)MN2, gmMNi represents the 
transconductance of the transistor MNi  (i=1,2,3...32), gmbMNi is 
the bulk transconductance and rdsMNi denotes the drain-source 
resistance of the transistor. Hence the negative feedback 
reduces the small-signal input impedances Rp and Rn by a factor 
equal to the gain A. In addition, the high output impedance at 
ports z can be evaluated as: 
5 12 12 13 15||{ [2 ( ) ] || }z dsMP dsMN m mb MN dsMN dsMNR r r g g r r≈ + +      (3) 
The transconductor stage is an essential part of CDTA circuit, 
providing a transconductance gain (Gm) which can directly 
transfer voltage signal of z terminal (Vz) into current output 
signal ix, and the Gm of the CDTA can be electronically tuned 
by the bias current IBB. However, in traditional CDTA circuit, 
the Gm is in the form of square root function, i.e.: 
  0 0 2zm V BB
z
di
G I K
dV =
= =                   (4) 
where K is the transconductance parameter of differential pair 
transistors. From equation (4), it is clear that the output-input 
characteristic of traditional CDTA is nonlinear.  
To overcome this drawback, a NMOS based linear tunable 
transcondutor is presented by using the linear tunable technique 
[47]. In Fig.4, transistors MN16 to MN31 consist of the wide 
linear tunable transconductor stage. The scheme adopts two 
OTAs, where an active resistor [48] formed by MN23 and MN24 
are connected in series between OTA1 and OTA2. Fig.5 shows 
the block diagram of linear tunable transconductor stage and 
the simulation result of the active resistor. From Fig.5(b) we 
knew the linearity error of the active resistor is about 0.35% 
when VDD=-VSS=1.5V, which completely conforms to the 
circuit design requests in our work and has better actual 
application value. 
Using the square law characteristics and neglecting the 
second-order effort of MOS transistors operating in the 
saturation region, the differential output current of the circuit of 
Fig. 4 can be expressed as: 
1 2 '
( 23) ( 23)4 ( )
BB
X Z m Z
MN D th MN
I K K
i v G v
K V V
= =−       (5) 
where 'm BBG I K= , 1 2
( 23) ( 23)4 ( )MN DD th MN
K K
K
K V V
= − ,  K1 and K2 
are the transconductance parameters of two differential pair 
transistors of OTA1 and OTA2, respectively, and Vth is the 
threshold voltage of transistor MN23. From equation (5), we 
could conclude that the transconductor has a constant gain 
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value 'mG , which can be electronically and linearly tuned by the 
bias current IBB.  
Additionally, the output resistance looking into the x 
terminal could be expressed as: 
8 28 28 30 26|| [ (2 ) || ]x dsMP dsMN mMN dsMN dsMNR r r g r r≈ +        (6) 
 
 
 
Fig.4 proposed wideband linear tunable CDTA circuit 
 
Fig.6 is the simulated and measured frequency responses of 
the proposed CDTA. Fig.6(a) shows the current transfer 
characteristics from the terminal p and n to terminal z. From 
Fig.6(a), it is clear that the current transfer bandwidths from 
terminal p and n to terminal z are 1.338GHz, 2.092GHz in 
experimental situation, and 1.359GHz, 2.001GHz in simulation 
situation respectively. Fig.6(b) shows the current transfer 
characteristics from the terminal x to terminal z. From Fig.6(b), 
it is clear that the current transfer bandwidth from terminal x to 
terminal z is greater than 1GHz. The difference between all the 
measured and simulated results is less than 5%, which is within 
range of the manufacturing process variations. 
+
+
-
-
IBB
IBB
R
OTA1
OTA2
MN23
MN24
Iin
Vout
VSS
 
(a) The block diagram of  linear tunable transconductor stage of the 
proposed CDTA 
 
(b) The characteristic Vout/Iin of the active resistor 
Fig.5. the active resistor and its characteristic 
 
          (a) 
 
 
         (b) 
Fig.6 frequency responses of the proposed CDTA:  
(a) Z terminal (RZ=1kΩ)  (b) X terminal (RZ=1kΩ, IBB=200uA) 
 
Fig.7 is the linear tunable range of the transconductance Gm. 
From Fig.7, it is clear that the transconductance of the CDTA is 
nearly linear, when the bias current IBB tunes from 20μA-200μA. 
DC response of port current Ix of the CDTA by changing IBB 
from 20μA to 200μA is shown in Fig.8. The linearity errors in 
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Fig.7 and Fig.8 are kept between 1.73% to 2.37%, and the 
linearity is sufficient for the following applications.  
 
 
Fig.7 linear tunable range of the transconductance Gm (IBB tunes from 
20μA-200μA) 
 
 
Fig.8 DC response of port current of the CDTA by changing IBB from 20μA to 
200μA 
 
The Bode plot of the proposed CDTA is shown in Fig. 9. 
Fig.9(a) shows that the phase margin is about 80 and 60 degree 
in simulation situation and experiment situation when IBB is 
160μA, respectively. From Fig.9(b), we can see the varying 
scope of margin phase is about 46.15~80.01 (degree) in 
simulation situation, 42.30~59.87 (degree) in experiment 
situation where IBB changes from 20μA to 200μA. The 
difference between measurements and simulations are due to 
the manufacturing process variations and measurement 
limitations. The gain margin of the proposed CDTA is about 
dB5.030 ±  where IBB changes from 20μA to 200μA in 
simulation situation and experiment situation. The simulated and 
measured results show that phase margin can make CDTA has 
good stability [49]. 
Fig.10 is the Microphotograph of the chip of the CDTA.  
 
 
(a) Bode plot of  CDTA where IBB=160μA 
 
 
(b) Dependence of phase margin on IBB  
Fig. 9 Bode diagram of the proposed CDTA 
 
 
Fig.10 microphotograph of the chip of the CDTA 
 
Table I gives the W/L ratio of the MOS transistors in Fig.4. 
Table II summarize the measured results of the proposed 
CDTA, and Table III compares the performances of the 
proposed CDTA with other reported works. From Table 1 and 
Table 2, we could know that the proposed NMOS-based CDTA 
has the advantages of higher current transfer bandwidths, lower 
power consumption and linear tunable than the other reported 
works. 
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TABLE I 
W/L RATIO OF THE MOS IN FIGURE 4 
MOS transistors W(µm)/L(µm) 
MP0-MP3 10/0.36 
MP4-MP5 20/0.36 
MP6-MP9 40/0.36 
MN1, MN2, MN4-MN6, 
MN8-MN15 5/0.36 
MN3, MN7 0.8/0.36 
MN16-MN32 10/0.36 
M1 3.8/0.36 
M2 40/0.36 
M4 2.3/0.36 
M3, M5 18.8/0.36 
M6-M8 4.6/0.36 
M9 21.6/0.36 
 
TABLE II 
SUMMARY OF THE PROPOSED CDTA’S MEASURED SPECIFICATIONS 
Parameters Measured results
DC Supply voltages ±1.1V 
Ip ±50μA 
In ±50μA 
 
Linearity range 
IX ±200μA 
Linear tuning range of Gm  
(IBB tunes from 20μA-200μA) 
69.6μS -1.525mS
IZ/IP 1.105GHz 
IZ/IN 0.982GHz 
IX/IP 1GHz 
 
Current transfer ratio 
-3dB Bandwidth: 
IX/IN 0.982GHz. 
P 23.5Ω 
N 23.5Ω 
Z 175kΩ 
 
Impedance at ports 
X 216kΩ 
Offset currents IZ, IX 135nA, 1.02μA 
Max power consumption 2.38mW 
 
2.2 The CDTA-based CAB 
The proposed CDTA-based CAB is presented in Fig.11. The 
CAB consists of a CDTA, a programmable capacitor Ceq and 
two programmable switches. The p and n are the input 
terminals of the CAB, the z and x are the output terminals of the 
CAB. The connections and disconnections of the supply 
voltage and capacitor array are controlled by the switches S1 
and S2, respectively. The terminal Vb is the bias of the 
transconductance amplifier of the CAB, moreover, the terminal 
Vb has another important function, and it could be used as an 
input terminal in the current-mode multiplier.  
Here, the programmable capacitor Ceq is presented in Fig.11. 
The programmable capacitor array consists of five groups of 
capacitors from C0 to C4, and the capacitance value of the 
programmable capacitor is adjusted by the selection switches 
SC0 to SC4. 
 
Fig.11 the CDTA-based CAB 
The equivalent capacitance of the programmable capacitor 
array in Fig.12 could be expressed as: 
pn
n
n
neq CCaC += ∑
=
2
4
0
                               (7) 
where an = 0 or 1, when switch SCn is turned on, an equals to 1, 
and when switch SCn is turned off, an equals to 0. Cp is the 
parasitic capacitance when all the switches are turned off. 
 
TABLE III 
PERFORMANCE COMPARISON 
Parameters Ref [30] Ref [32] Ref [38] Ref [39] This work 
supply voltages ±1.5 V ±1.25 V ±1.8V ±0.6 V ±1.1V 
IZ/IP 609 MHz 953MHz NA 0.985MHz 1.105GHz 
IZ/IN 462 MHz 959 MHz NA 1/36MHz 0.982GHz 
IX/IP NA 927 MHz 0.996MHz NA 1GHz 
 
Current transfer ratio 
-3dB bandwidth 
IX/IN NA 930MHz 0.978MHz NA 0.982GHz 
P 812Ω 7.03Ω 1.92Ω 227Ω 23.5Ω 
N 348Ω 15.8Ω 1.92Ω 227Ω 23.5Ω 
Z 1.08MΩ 3.7Ω 388kΩ 262KΩ 175kΩ 
 
Impedance at ports 
X 167GΩ 9.4 MΩ 16.21MΩ 1.2MΩ 216kΩ 
Linear tunable feature NO NO NO NO YES 
Power consumption (mW) 3.61 2.48  6.31 143 2.38 
 
3 Proposed Field Programmable Analogue Array 
The goal of the presented work is a design study of 
programmable and reconfigurable FPAA, and the FPAA could 
generate five basic analog circuit functions, such as: six order 
current-mode low pass filter, second order current-mode 
universal filter, current-mode quadrature oscillator, current- 
mode multi-phase oscillator and current-mode multiplier. 
 Fig.12 the programmable capacitor array 
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The proposed butterfly-shaped FPAA is presented in Fig.13. 
The FPAA consists of six identical CDTA-based CABs. The 
vertical lines are the inputs of the FPAA, and the horizontal 
lines are the outputs of the FPAA. The input lines and output 
lines interweave into a mesh, and each node of the mesh is 
connected by a MOS switch. Actually, it is easy to expand the 
size of the FPAA by adding CABs in the horizontal and 
vertical directions of the FPAA, and the excellent scalability is 
a big advantage of the butterfly-shaped FPAA. Here, the 
vertical auxiliary lines in the middle of the FPAA further 
facilitate the connection of each node of the butterfly-shaped 
FPAA. 
 
 
Fig.13 structure of the FPAA 
The structure of interwoven vertical input lines and 
horizontal output lines is suitable for analog FPAA, because 
by turning on and off some specific node switches, the six 
order current-mode low pass filter, second order current-mode 
universal filter, current-mode quadrature oscillator, 
current-mode multi-phase oscillator and current-mode 
multiplier could be generated successively. However, the six 
CABs are not always working simultaneously. In this 
circumstance, the unnecessary CABs could be shut down by 
the programmable CAB selection switches (S1), which could 
effectively reduce the power consumption of the FPAA chip. 
Similarly, the programmable capacitor selection switches (S2) 
are used for capacitor selection. All the below simulated and 
measured results are based on the Cadence IC Design Tools 
5.1.41.  
3.1 The six-order current-mode low pass filter 
The CDTA-based low pass filter is based on a sixth-order 
all-pole passive LC low-pass filter, and the passive LC low 
pass filter is presented in Fig.14. 
 
Fig.14 six-order passive LC low pass filter 
Fig.15 signal flow diagram of the passive LC low pass filter 
 
Fig.15 is the leapfrog signal flow diagram of the sixth-order 
all-pole passive LC low-pass filter. T1 and T6 are lossy 
integrators, and T2 – T5 are lossless integrators. Using the 
CDTA-based lossy integrators and lossless integrators instead 
of T1 – T6 in Fig.15, the CDTA-based six order low pass filter 
is presented in Fig.16. Fig.17 is the FPAA realization of the six 
order low pass filter. The thick lines in Fig.17 stand for the 
connected signal paths, and the solid dots stand for the 
switches between the signals paths are turned on. 
 
Fig.16 CDTA-based six order low pass filter 
The circuit was simulated and measured with the values of 
external capacitors C1-C6 are all equal to 10pF, and all IBB of 
CDTAs are 87.5μA. The results are presented in Fig.18. From 
Fig.18, it is clear that the bandwidth of the low pass filter is 
about 500MHz. The falling edge of the curve at about 
200MHz is very steep, and the low pass filter has excellent 
band noise suppression ability. The slight deviations of the 
measurements from the simulations are due to the 
manufacturing process variations and measurement 
limitations. 
 
 
Fig.17 FPAA-based six order low pass filter 
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Fig.18 simulated and measured frequency response of six-order LP filter 
 
3.2 The second order current-mode universal filter 
The CDTA-based second order current-mode universal 
filter is shown in Fig.19. The filter could realize low-pass (LP), 
high-pass (HP), band-pass (BP) band-stop (BS) and all-pass 
(AP) filter functions simultaneously. 
Analyzing Fig.19 by using equation (1) yields the following 
current transfer equations as (8) - (12). 
( )
1 2
1 1 2
2 2 1 2
2 1 2
m m
o
LP
m m min
g g
i C CT s g g gi s s
C C C
= =
+ +
                   (8) 
( )
2
2 2
2 2 1 2
2 1 2
m
o
BP
m m min
gs
i CT s g g gi s s
C C C
= =
+ +
                     (9) 
( ) 23
2 2 1 2
2 1 2
o
HP
m m min
i sT s
g g gi s s
C CC
= =
+ +
                    (10) 
( )
2 1 2
4 1 2
2 2 1 2
2 1 2
m m
o
BS
m m min
g gs
i CCT s
g g gi s s
C CC
+
= =
+ +
                      (11) 
( )
2 2 1 2
4 2 2 1 2
2 2 1 2
2 1 2
m m m
o o
AP
m m min
g g gs s
i i C C CT s
g g gi s s
C C C
− +−= =
+ +
               (12) 
From equations (8) - (12), it is clear that io1 is the low-pass 
output, io2 is the band-pass output, io3 is the high-pass output, 
io4 is the notch output and (io4 - io2) is the all-pass output. 
 
 
Fig.19 CDTA-based second order universal filter 
Fig.20 is the FPAA realization of the second order 
universal filter. CAB1 – CAB4 are turned on and CAB5 – CAB6 
are turned off by the switches S1. Here, the programmable 
CAB selection switches (S1) are very useful, the unnecessary 
CABs in the second order universal filter (CAB5 and CAB6) 
are turned off, and it is a good approach to save energy, 
especially in large scale FPAA design. 
Fig.21 is the post-layout simulation results and measured 
results of the second order current-mode universal filter, where 
IBB of CDTA1, CDTA2 and CDTA3 are set as 100μA , the 
values of the capacitors are C1=55pF and C2=22pF, C1 and C2 
are external capacitance. The low pass (LP), high pass (HP), 
band pass (BP), all pass (AP) and band stop (BS) frequency 
responses of the universal filter, and the center frequency of 
the filter is about 70MHz; The all pass (AP) frequency 
response and phase response of the universal filter, the AP 
response is relatively flat, and the phase variation is 360°, from 
-180° to +180°. The difference between simulated and 
measured results is due to fabrication tolerances and 
measurement limitations.  
 
 
CAB1
CAB2
CAB3
CAB4
CAB5
CAB6
Auxiliary lines
iin
io3
io1
io2
io4
 
Fig.20 FPAA-based second order current-mode universal filter  
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Fig.21 the simulation and measured frequency response of universal filter 
 
3.3 The current-mode quadrature oscillator 
The CDTA-based quadrature oscillator is presented in 
Fig.22. There are three CDTAs and two capacitors used in this 
circuit. A routine circuit analysis using equation (1), we can 
get the characteristic equation of the quadrature oscillator is: 
( )2 1 2 2 1 2 2 3 0m m m ms C C s g g C g g+ − + =              (13) 
where gm1, gm2 and gm3 are the transconductance of the CDTA1, 
CDTA2 and CDTA3, respectively. 
 
From equation (13), the condition of oscillation (CO) and 
frequency of oscillation ( f0, 0ω , FO) of the quadrature 
oscillator can be expressed as: 
                        1 2: m mCO g g=                                     (14) 
2 3
0
1 2
: m m
g gFO
C C
ω =                           (15) 
where 0 02 fω π= . 
From Fig.22, the current transfer function between io1 and 
io2 is: ( )
( )
( )
( )
1 1 902 2
2 2 2 2
o o jm m
o o
i s i jg g
e
i s sC i j sC
ω
ω
−= = = o                 (16) 
So, the phase difference between io1 and io2 is 90o, and the 
two output currents are quadrature. 
 
 
Fig.22   CDTA-based quadrature oscillator 
     From equation(14), the CO require that gm1 and gm2 must be 
exactly matched but it can’t be carried out well since there are  
inevitably non-ideal characteristics. So, amplitude automatic 
gain control circuit (AGC) [42] is necessary in the design of 
oscillator, shown in Fig.23. The input voltage AGCINP comes 
from port X+ of CDTA3 in the Fig.22 through a load resistor. 
In the Fig.23, Diodes D1 and D2 form a diode rectifier which 
rectifies the input AGC voltage. Capacitor Cf and resistor Rf 
constitute a filter. Voltage to current converter can transfer DC 
voltage to DC current which is directly connected to IBB of 
CDTA1 (see AGC current in the Fig.4).  A gain compensation 
mechanism is established via AGC, which can keep the 
amplitude of oscillator more stable and achieve lower total 
harmonic distortion (THD) [42]. In the Fig23, the circuit is 
realized by commercially available discrete devices. 
VCA810_12, IN4148 and CA3080E are chosen as the types of 
the amplifier, diode and voltage to current converter 
respectively. The values of resistors, capacitors are shown in 
Fig.23. 
Fig.24 is the FPAA realization of the quadrature oscillator. 
CAB1 – CAB3 are turned on and CAB4 – CAB6 are turned off 
by the switches S1.  
The quadrature oscillator circuit is tested with all the bias 
current IBB=87.5μA, the capacitors C1=10pF and C2= 50pF, 
C1 and C2 are external capacitance. Fig.25 shows simulation 
results of the quadrature oscillator. 
 
Fig23. Amplitude automatic gain control(AGC) circuit 
 
 
CAB1
CAB2
CAB3
CAB4
CAB5
CAB6
Auxiliary lines
io1
io2
 
Fig.24 FPAA-based quadrature oscillator 
 Fig.26 shows dependence of frequency f0 of quadrature 
oscillators on bias current IBB, where ideal, expected, measured 
and simulated results are compared. The ideal range of f0 is 
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calculated as 21.2 to 78 MHz. About 5% error tolerance is 
allowable in the expected estimation. The expected, simulated 
and measured results are fairly consistent. The time of starting 
oscillation is about 2.8us and the oscillation frequency is about 
74MHz. 
Fig.27 shows dependence of THD, output amplitude, phase 
shift and phase error quadrature oscillator on frequency  f0. The 
measured THD is lower than 1 % when  f0 is larger than 20 
MHz for both observed outputs V01 and V02 (Fig.27a). The 
observed output voltage is about 500mV, and voltage level 
changes slightly during the tuning processing (Fig.27b). Phase 
shift between V01 and V02  and phase shift error with -900 are 
shown in Fig.27(c, d), the ideal phase shift between V01 and 
V02 is -90o. From Fig.27(c, d), the maximal phase error with 
-900 is about ±3o . 
Fig.25 simulation results of the quadrature oscillator 
 
 
Fig.26 dependence of frequency  f0 on IBB of quadrature oscillator 
 
 
(a)  THD dependent on f0 
 
 
(b)  output amplitude dependent on f0 
 
(c)  phase shift dependent on f0. 
 
 
(d)  phase error with  -90o dependent on f0 
Fig.27  characteristics of the proposed quadrature oscillator 
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3.4 The current-mode multi-phase oscillator 
The CDTA-based multi-phase oscillator is presented in 
Fig.28. CDTA1 – CDTA3 and C1 – C3 are used for lossy 
integrators, and the characteristics equations should be: 
1
1
o
in
m
i
i Cs
g
= ⎛ ⎞+ ⎜ ⎟⎝ ⎠
                           (17) 
where gm is the transconductance of the CDTA and C stands 
for the capacitor connected with the CDTA. 
CDTA4 and CDTA5 constitute the variable gain amplifier, and 
its characteristics equation should be: 
4
5
o m
in m
i gk
i g
= − =                                 (18) 
Assuming that gm1 = gm2 = gm3, and C1 = C2 = C3, and the 
loop gain of the multi-phase oscillator should be: 
3 3
4
5
1 1( )
1 1
m
m
m m
gL s k
gC Cs s
g g
⎡ ⎤ ⎡ ⎤⎢ ⎥ ⎢ ⎥⎛ ⎞⎢ ⎥ ⎢ ⎥= − = − ⎜ ⎟⎢ ⎥ ⎢ ⎥⎛ ⎞ ⎛ ⎞⎝ ⎠+ +⎢ ⎥ ⎢ ⎥⎜ ⎟ ⎜ ⎟⎢ ⎥ ⎢ ⎥⎝ ⎠ ⎝ ⎠⎣ ⎦ ⎣ ⎦
       (19) 
According to the Barkhausen stability criterion (i) 
oscillators will sustain steady-state oscillations only when the 
loop gain is equal to the unity; (ii) the phase shift around the 
loop is zero or an integer multiple of 2π. The condition of 
oscillation and the frequency of oscillation ( 0f , 0ω , FO) of 
the multi-phase oscillator could be given as: 
3
4
5
1m o
m m
g C
g g
ω⎛ ⎞= + ⎜ ⎟⎝ ⎠                 (20) 
tanmo
g
C n
πω ⎛ ⎞ ⎛ ⎞= ⎜ ⎟⎜ ⎟ ⎝ ⎠⎝ ⎠
                              (21) 
 
 
Fig. 28 CDTA-based multi-phase oscillator 
 
Fig.29 is the FPAA realization of the multi-phase 
oscillator. There are five CABs used in the FPAA, and CAB4 
is turned off.  
Simulations and experiments for the proposed multi-phase 
oscillator are performed with the capacitors C1 =C2=C3=500pF, 
C1, C2  and C3 are external capacitance.IBB of CDTA4 is set as 
100μA and IBB of CDTA5 is set as 180μA. 
Fig.30 is the transient response of quadrature outputs Vo1, 
Vo2 and Vo3 (where IBB of CDTA1-CDTA3 is set as 87.5μA). 
From Fig.30, it is clear that the starting time is about 5.5 ns and 
the oscillation frequency is about 11.7MHz. Fig.30 shows the 
ideal range of  f0 is 3.5 to 12 MHz. Fig.31 shows characteristics 
of multi-phase oscillator Fig.31(a) is dependence of f0 on IBB 
by changing IBB of CDTA1-CDTA3 from 20μA to 200μA at the 
same time. Fig.31(b) shows the dependence of  THD, output 
amplitude on  f0 , the measured THD is lower than 1.5% when  
f0 is larger than 3 MHz for all observed outputs. Dependence of 
output amplitude on  f0 in shown in Fig.31(c), it is clear that the 
output voltage level changes slightly during the tuning 
processing. Phase shift between V02 and V03 and phase shift 
error with -90o  are shown in Fig.27(d,e),  the ideal phase shift 
between V02 and V03 is -90o. From Fig.31(d,e), the maximal 
phase shift error with -90o  is up to ±2.48o . 
The amplitude automatic gain control (AGC) circuit in 
Fig.23 is also necessary for multi-phase oscillator. The input 
voltage AGCINP is come from port X+ of CDTA2 in the Fig.28 
through a load resistor, and the output of AGC is connected to 
IBB of CDTA4. 
 
 
Fig. 29 FPAA-based multi-phase oscillator 
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             Fig.30 Transient  response of the multi-phase oscillator 
 
 
(a)  f0 dependent on IBB 
 
 
(b)  THD dependent on  f0 
 
 
(c)  output amplitude dependent on  f0 
 
 
(d) phase shift dependent on  f0 
 
(e) phase error with – 90o dependent on  f0 
Fig.31  characteristics of the proposed multi-phase oscillator 
 
3.5 The current-mode multiplier and amplitude modulator 
Fig.32 is the CDTA-based current-mode multiplier and 
amplitude modulator. There are four CDTAs used in this 
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circuit, and this circuit could realize the analog multiplier and 
amplitude modulator simultaneously. Here, the bias voltage 
terminal Vb of CDTA3 is not only used as the bias terminal, but 
also used as the input terminal of the carrier signal. 
 
Fig. 32 CDTA-based multiplier and amplitude modulator 
 
Fig.33 FPAA-based multiplier and amplitude modulator 
 
By a routine circuit analysis using the terminal equation of 
the CDTA in equation (1), the two output signals of the 
multiplier and amplitude modulator could be expressed as: 
2 2
1
3 2
( )( ) (1 )bout
b b
I i ti t
I I
= +                                (22) 
)()(1)( 21
3
2 titiI
ti
b
out =                           (23) 
From equations (22) and (23), it is clear that io1 is the 
amplitude modulator output, and io2 is the multiplier output. 
Fig.33 is the FPAA realization of the multiplier and 
amplitude modulator. CAB1 – CAB4 are used in the FPAA to 
realize the multiplier and amplitude modulator, and CAB5 and 
CAB6 are turned off to reduce the power consumption. Fig.34 
is the simulation results of the multiplier and amplitude 
modulator, where IBB=100μA in the circuit.  From Fig.34, it is 
clear that the multiplier and amplitude modulator could realize 
multiplication and amplitude modulation simultaneously. All 
the above simulated and measured results are based on the 
Cadence IC Design Tools 5.1.41.  
 
Fig. 34  simulation results of the multiplier and amplitude modulator 
 
 
4 The chip and its measurement results 
The proposed FPAA is realized using standard Charted 
0.18μm CMOS technology. Fig.35 is Microphotograph of the 
chip of the FPAA, which takes a compact chip area of 
0.429mm2 including the testing pads. The measured results of 
the six order low pass filter, second order universal filter, 
quadrature oscillator, and multi-phase oscillator based on 
proposed FPAA are presented in Fig.18, Fig.21, Fig.26 and 
Fig.30, respectively. Fig.36 and Fig.37 show the laboratory 
waveforms of the quadrature oscillator and  multi-phase 
oscillator based on the FPAA, respectively. The THD of the 
simulated results of the quadrature oscillator in Fig.24 is about 
1%, and the THD of the simulated results of the multi-phase 
oscillator in Fig.28 is about 1.3%. The THDs of measured 
results in Fig.36 and Fig.37 are worse than simulation results. 
The difference between measured and simulation results is 
about 7%. Distortion of the sinusoidal output signals as shown 
in Fig.37 is main due to the 2nd and 3nd harmonic frequency 
components of multi-phase oscillators [50-52]. 
 
  
Fig. 35 microphotograph of the chip of the FPAA 
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Fig.36 measured results of quadrature oscillator (main characters of the output 
signals: frequency is about 70MHz, THD is about 1.07%, phase distance is 
about 91.2 degree, and amplitude is 150 mV/div with IBB=87.5µA.) 
 
 
Fig.37 measured results of multi-phase oscillator (main characters of the output 
signals: frequency is about 11MHz, THD is about 2.13%, phase distance is 
about 88.8 degree, and amplitude is 100 mV/div with IBB of CDTA1-CDTA3 is 
set as 87.5µA.) 
5 Non-ideal characteristics of CDTA and its second order 
filter 
    Considering the input and output impedance, the non-ideal 
model of CDTA is shown in Fig.38. In Fig.38, Zin and ZX are 
input and output impedance of CDTA, respectively. Fig.39 
shows the simulated results of Zin and ZX. According to the 
results of simulation in Fig.38, we can employ add of Rin0 and 
high pass impedance to approximate the input impedance, 
employ low pass impedance to approximate the impedance of 
terminal X. Thus, input impedance and the impedance of 
terminal X can denote the following estimated formulas: 
     
2
0
02
1 2
in in
s RZ R
s k s k
= +− −                            (24) 
 0
X1
X
X
R
Z
sp
= +                                                                  (25) 
where Rin0 and RX0 are resistance of CDTA in low frequency. 
To simulate the input and output impedance well, appropriate 
parameters k1, k2 and px in (24) and (25) should be selected. 
From Fig.39, we could get RX0 = 216 kΩ, Rin0 = 23.5 Ω, then 
Zin = 446.8 Ω, so we could calculated the parameters as: px = 
2.2×108, Z0=1000, k1=3.77×109, k2 = 3.948×1017.  
( )P NI I−
PI
NI
P
N
Z
ZI XaI
Xa+ Xb+
XbI
m Zg v
X+
XI
m Zg vm Zg v
Fig.38 non-ideal model of CDTA 
 
(a) 
 
(b) 
Fig.39 (a)input and (b)output impedance of CDTA 
 
To the CDTA-based second order universal filter shown 
in the Fig.18, using non-ideal CDTA model shown in the Fig3, 
we can deduce the transfer function of the low pass universal 
second order filter as follow: 
2 2 2
1 2 0 1 2 1 2
2 2 8 2 7
0 0 0 0
2 2 6
0 0 0 1 0 0 0
2 2 5
0 1 2 2 0 0 0 1 0 0 2
2 2 2 2 2
0 1 2 2 0 1 0 2 1 2 1 2 0
[ ( ) ] /
[2 (4 3 )
(2 3 3 )
(2 3 3 )
( 2 2 3
lp X m m
in X in X in X X
in in X X in X X
X m X in X in X X
X m X X m m X
H C C R g g s k s k
R p s R p R R p s
R R R p k R R R s
R k C g R R R k R R p k s
R k C g R k R k C C g g R
= + +
+ +
+ + + +
+ + + +
+ + + + + 40 0 2
2 2 2 2 2 3
0 1 2 2 0 2 2 2 2 0 1 1 2 0 1 1 2
2 2 2 2 2 2 2
0 2 2 0 2 1 2 1 2 0 1 2 1 1 2 0 1 2 2
2 2 2 2 2
2 2 0 2 1 2 0 1 2 1 2 1 2 0 1 2 2
)
(2 2 2 )
( 2 2 )
( 2 ) ]
in X
X X m m X X m m
X X m X m m X m m
m X X m m X m m
R R k s
R k k C R g k C g R k C C R k g g s
R k C R g k k C C R g g k C C R g g k s
C g R k C C R g g k k s C C R g g k
+ + + +
+ + + +
+ + +
 (26) 
The transfer function (26)  contains  a two-order zero in right 
half plane, which is given by: 
 
 
2
1 2 8
1
( 4 ) 1
1.0196 10
2z
k k kω + − = ×=               (27) 
Zeros could get +40 dB/dec in amplitude-frequency response, 
which caused the attenuation decreased in high frequency. 
    The non-ideal transfer function of band-stop filter is given 
by: 
( )
2 1 2
1 2
2 2 1 2
2 1 2
m m
BS
m m m
g gs K
C CH s
g g gs s K K
C C C
+
=
+ +
                   (28) 
where 
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2
0
1 0 2
1 2
( 1)
( 1) xin x X
R sp s
K R sp R
s k s k
⎡ ⎤+= + + +⎢ ⎥+ +⎣ ⎦
           (29) 
 1 20
1 2
m mg g
C C
ω =                                  (30) 
At the ω0, the amplitude of transfer function of band-stop 
filter HBS is minimum, namely, signal amplitude at the ω0 is 
decayed at most. 
Making s jω= ,  ( )H jω could be get, which is:  
 
2 1
1 2
1(j )
1 m
m
KH
g CK K
g C
ω +=
+ +
                             (31) 
Using MATLAB, the calculated value of (31) could be 
gotten, and the value is variable with the frequencies, and the 
variation of attenuation with the change of f is shown in Fig.40, 
where 2 fω π= . 
From Fig.40, the attenuation change as f with the change 
of gm and C (set gm1=gm2=gm, C1=C2=C). When gm 
changes from 100uS to 1mS, C is changed from 0.1pF to 30pF, 
f is changed from 3.3 MHz to 1GHz and the attenuation is 
changed from -35.2 dB to -13.3 dB. It is clear that the 
attenuation of the band-stop filter become small with 
frequency increase. From Fig40, it can be seen that the 
attenuation at about 70 MHz is larger than -20 dB which is 
agreed with attenuation of band-stop filter in the Fig.21. This 
explains the CDTA-based second order universal filter in 
the Fig.18 have no good characteristic of filter in the high 
frequency range larger than 100MHz. 
 
Fig.40 attenuation dependent on f with the change of gm and C 
 
6 Conclusions 
A novel CDTA-based versatile butterfly-shaped FPAA is 
designed in this paper. The proposed FPAA could successively 
realize six order low pass filter, second order universal filter, 
current-mode quadrature oscillator, current-mode multi-phase 
oscillator and current-mode multiplier for analog signal 
processing. By using the butterfly-shaped topology with 
meshed vertical input lines and horizontal output lines, there 
are only six CABs used in the proposed FPAA, which 
simplifies the complexity of designing of FPAA. Moreover, 
unnecessary CABs could be shut down by the programmable 
CAB selection switches, which further reduce the power 
consumption of the FPAA. It is easy to expand the size of the 
FPAA by adding CABs in the horizontal and vertical 
directions of the FPAA, and the excellent scalability of the 
CDTA-based FPAA is another advantage of the 
butterfly-shaped FPAA.  
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